Regviz

Silicon Labs /EFM32PG23B310F64IM48 /LESENSE_S /PRSCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PRSCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32FG23B010F512IM40/LESENSE_NS/PRSCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DECCMPVAL0DECCMPMASK0 (DECCMPEN)DECCMPEN

Description

PRS control register

Fields

DECCMPVAL

Decoder state compare value
DECCMPMASK

Decoder state compare value mask
DECCMPEN

Enable PRS output DECCMP

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data